

Logic Design III

CSci 2021: Machine Architecture and Organization
Lecture #38, April 29th, 2015

Your instructor: Stephen McCamant

1

Combinational Building Blocks

- Large circuits usually have repeating structures
 - E.g., 64-bit arithmetic circuits in a CPU
- Design approach: reuse and replicate blocks
 - More practical than Karnaugh-map-style optimization
 - Optimize for circuit size over minimal depth
 - Learn from prior practice instead of first principles
 - CAD systems have "libraries" like software
- Our examples:
 - Multiplexers and friends
 - Addition and other basic arithmetic

2

Binary vs. One-hot Encoding

- Say we want to represent 4 possibilities
- Binary encoding: 00, 01, 10, 11
 - Fewest bits, wires
 - Combination can require complex logic
 - <50% unused patterns
- One-hot encoding: 0001, 0010, 0100, 1000
 - More like "unary" than binary
 - More wires needed
 - Combination logic is simpler
 - Many bit patterns are illegal

3


Encoders and Decoders

- ("Line") Encoder: convert one-hot to binary
- ("Line") Decoder: convert binary to one-hot
- Notation conventions:
 - Example: 4 combinations, 2 bits in binary
 - Binary value is b_1b_0
 - One-hot lines are $w_0, w_1, w_2,$ and w_3

4

2-line to 4-line Decoder

- Basic idea:
 - Each one-line corresponds to one product term




- $w_0 = !b_1 \& !b_0$
- $w_1 = !b_1 \& b_0$
- $w_2 = b_1 \& !b_0$
- $w_3 = b_1 \& b_0$

5

4-line to 2-line Encoder

- Basic idea:
 - Each binary bit is the OR of the one-hot lines in whose number it is set




- $b_0 = w_1 \mid w_3$
- $b_1 = w_2 \mid w_3$

6

Multiplexers and Demultiplexers


- **Similar families to (de/en)coders**
 - Relate n wires to 2^n wires
- **But:**
 - Different purpose: switch one of several values on a wire
 - Binary selector is an input to both mux and demux



7

4:1 Multiplexer


- $z = (!s1 \& !s0 \& w0) \mid (!s1 \& s0 \& w1) \mid (s1 \& !s0 \& w2) \mid (s1 \& s0 \& w3)$



8

2:4 Demultiplexer


- **Basic idea:**
 - Like decoder, but with an extra multiplexed/enable signal z



9

Multiplexers: Other Perspectives


- **2:1 mux is the circuit analog of if-then-else (? :)**
- **Another construction strategy: smaller muxes**
 - 4:1 mux made out of 2:1 muxes:



10

Quiz 2 Statistics

N = 190 (both sections)
 Mean = 50.2
 Median = 51
 Standard dev'n = 18.1



11

Binary Addition

- **Addition table is simple**
 - But the result is not always a single bit
- **Same situation as carrying in grade-school**
 - Second bit of result: "carry out"
- **Formulas are just XOR and AND**


+	0	1
0	0	1
1	1	2

s	0	1
0	0	1
1	1	0

C ₀	0	1
0	0	0
1	1	1

12

Half Adder



13


Full Adder

- **What do we do with the carry?**
 - Probably include it in another addition
 - Need a new input: "carry in"
 - Sum of three bits still fits in two output bits

a	b	c _i	c _o	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

14

Why "half" and "full"?




A direct implementation is more common, because it has fewer delays

15

Ripple Carry Adder

- **Basic design for multi-bit adder:**
 - Chain carries from position to position



- **Major disadvantage:**
 - Long delay for carry propagation
 - For 64-bit add, if each adder takes time t , carries take $64t$

16

Carry Lookahead Ideas

- **Basic tradeoff:**
 - Add more gates to decrease delay
- **Design principles:**
 - Compute as much as possible before the carry-in is available
 - Group several bit positions together (commonly 4)
 - Fast path for transmission from group to group
 - Groups can themselves be grouped (like a tree)

17

Carry Lookahead Formulas

- **"Generate"**
 - Produces carry-out even without carry-in
 - $g_i = a_i \& b_i$
- **"Propagate"**
 - Carry-out if there's a carry in
 - $p_i = a_i | b_i$
- **Basic relation:**
 - $c_{i+1} = g_i | (p_i \& c_i)$
- **Unrolled:**
 - $c_4 = g_3 | (g_2 \& p_3) | (g_1 \& p_2 \& p_3) | (g_0 \& p_1 \& p_2 \& p_3) | (c_0 \& p_0 \& p_1 \& p_2 \& p_3)$
 - Complex, but only two-level

18

Basic ALU Design

- **Repeated design (“slice”) for each bit position**
 - Slices operate in parallel except for carries
 - Control inputs select operation, same for all
 - Initial carry-in can also be controlled
- **Typical supported operations:**
 - Bitwise NOT, AND, OR, XOR, (NAND, NOR, XNOR, ...)
 - Add, subtract, negate, add 1
 - Shift left one (as $a + a$)
- **Not possible with this design:**
 - Multiple shift, variable shift, right shift
 - Multiply, divide, modulo
 - Floating point


19

Barrel Shifter

- **Goal: fast implementation of variable shift or rotate**
- **Idea 1: direct gate implementation**
 - Complicated: every output depends on every input
- **Idea 2: N, N:1 multiplexers**
 - N-line decoder for control inputs
 - Also requires a lot of gates
- **Idea 3: (log N) levels of 2:1 multiplexers**
 - Shift by 0 or 4 based on 2^2 bit of shift amount, etc.
 - Fewer gates, more delay
- **Idea 4: crossbar switch**
 - A switch is a non-gate abstraction, but cheap in this application

20

Crossbar Barrel Shifter




21

Sequential Circuits

- **Introduce elements that keep state**
- **Cyclic connections between gates**
- **Makes more interesting computations possible**
 - Processing changing inputs over time
 - E.g., CPU
- **Raises more issues related to timing**
 - Coordinating timing of operations
 - Time margins for reliable operation
 - Avoiding transient incorrect results

22


Paired Inverters



- **Good: maintains a particular state**
- **Bad: no way to set**

23

S-R Latch



24


Coordination and Clock Signals

- In sequential design, must control when events occur
- Standard approach: clock signal
 - Alternates between 0 and 1
 - Same signal used throughout circuit
 - Challenge in high-speed designs: propagation speed
 - Rate controls speed of entire circuit
 - Design circuit to allow highest possible clock speed
 - Example: 3.0 GHz CPU
- Use clock to control when sequential devices “read”

25

Level-sensitivity

- First approach:
 - Value updated only when an enable signal (E) is high
 - Called a “level-sensitive” or “gated” device
- Example: gated S-R latch



- Implementation: AND E with S and R inputs

26

Transparency

- Definition:
 - A device is transparent if input changes immediately propagate to the output
 - S-R latch is an example
- Transparent devices in series
 - Connect output of one latch to input of another
 - Input causes both devices to change at the same time
 - Undesirable in many situations
 - E.g., remember Y86 pipeline stages


27

Edge-triggered Devices

- Idea: update only on a clock “edge”:
 - Positive/rising edge: 0 to 1
 - Negative/falling edge: 1 to 0
 - One update per clock cycle
- An edge-triggered bit-storage device is a “flip-flop”
- Flip-flops in series:
 - Previous output changes only after next input is “read”
 - Leads to lock-step propagation, one flip-flop per cycle

28


D Flip-Flop



- Triangle indicates clock input
 - No bubble → rising edge triggered
- On edge, store the value of D (“data”)
- This was our main building block for Y86 registers
- !Q is often unused, but available for free

29


S-R to D



- D = 1: S = 1, R = 0
- D = 0: S = 0, R = 1
- Avoids ever having S and R together
- Trickier: how to build edge-triggering?

30


Transient timing



- What does this circuit do?
- Functional perspective:
 - $(x \& !!x) = (x \& !x) = 0$, useless?
- Actually, rising edge of x causes a brief output pulse
 - Fast path goes to 1 before delayed path goes to 0

31

Master-slave D flip-flop



- Make flip-flop out of two gated latches
- Updates only on rising clock edge
 - Master freezes first
 - Then slave is enabled

32