
Machine-Level Representation

CSCI 2021: Machine Architecture and Organization

Antonia Zhai

Department Computer Science and Engineering

University of Minnesota

<http://www.cs.umn.edu/~zhai>


With Slides from Bryant and O'Hallaron



Detour: A short history of PC

With Slides from Bryant and O'Hallaron

Architecture design is driven by Moore's law



2/2/15

CSCI 2021

3

With Slides from Bryant and O'Hallaron

Intel Processors

Evolutionary Design

- Starting in 1978 with 8086
- Added more features as time goes on
- Still support old features, although obsolete

Complex Instruction Set Computer (CISC)

- Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!

2/2/15

CSCI 2021

4

With Slides from Bryant and O'Hallaron

X86 Evolution: Programmer's View

Name	Date	Transistors
8086	1978	29K
		<ul style="list-style-type: none">• 16-bit processor. Basis for IBM PC & DOS• Limited to 1MB address space. DOS only gives you 640K
80286	1982	134K
		<ul style="list-style-type: none">• Added elaborate, but not very useful, addressing scheme• Basis for IBM PC-AT and Windows
386	1985	275K
		<ul style="list-style-type: none">• Extended to 32 bits. Added "flat addressing"• Capable of running Unix
486	1989	1.9M
Pentium	1993	3.1M
PentiumPro	1995	6.5M
		<ul style="list-style-type: none">• Big change in underlying microarchitecture
10-core Xeon	2011	2.6B 3800

2/2/15

CSCI 2021

5

With Slides from Bryant and O'Hallaron

Pentium Pro

- History
 - Announced in Feb. '95
 - Basis for Pentium II, Pentium III, and Celeron processors
 - Pentium 4 similar idea, but different details
- Features
 - Dynamically translates instructions to more regular format
 - Very wide, but simple instructions
 - Executes operations in parallel
 - Up to 5 at once
 - Very deep pipeline
 - 12-18 cycle latency

2/2/15

CSCI 2021

6

With Slides from Bryant and O'Hallaron

X86 Evolution: Clones

- Advanced Micro Devices (AMD)
 - Historically
 - AMD has followed just behind Intel
 - A little bit slower, a lot cheaper
 - Recently
 - Recruited top circuit designers from Digital Equipment Corp.
 - Exploited the fact that Intel distracted by IA64
 - Now are close competitors to Intel
 - Developing own extension to 64 bits

2/2/15

CSCI 2021

7

With Slides from Bryant and O'Hallaron

X86 Evolution: Clones

- Transmeta
 - Recent start-up
 - Radically different approach to implementation
 - Translates x86 code into "Very Long Instruction Word" (VLIW) code
 - High degree of parallelism
 - Shooting for low-power market

2/2/15

CSCI 2021

8

With Slides from Bryant and O'Hallaron

Road to IA64

Name	Date	Transistors
Itanium	2001	10M
<ul style="list-style-type: none">• A 64-bit architecture• Radically new instruction set designed for high performance• Will be able to run existing IA32 programs<ul style="list-style-type: none">• On-board "x86 engine"• Joint project with Hewlett-Packard		
• Itanium 2	2002	221M
<ul style="list-style-type: none">• Big performance boost		

2/2/15

CSCI 2021

9

With Slides from Bryant and O'Hallaron

x86 Clones: Advanced Micro Devices (AMD)

- Historically
 - AMD has followed just behind Intel
 - A little bit slower, a lot cheaper
- Then
 - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
 - Built Opteron: tough competitor to Pentium 4
 - Developed x86-64, their own extension to 64 bits

With Slides from Bryant and O'Hallaron

Intel's 64-Bit

- Intel Attempted Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- AMD Stepped in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
 - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology
 - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

With Slides from Bryant and O'Hallaron


Definitions

- **Architecture:** (also instruction set architecture: ISA) The parts of a processor design that one needs to understand to write assembly code.
 - Examples: instruction set specification, registers.
- **Microarchitecture:** Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Example ISAs (Intel): x86, IA, IPF

With Slides from Bryant and O'Hallaron


What is computer architecture?

ISA is a contract between the software and the hardware



With Slides from Bryant and O'Hallaron

What do we study in computer Architecture?



Computer architecture: Cover many levels of abstractions including ISA, organization and hardware

With Slides from Bryant and O'Hallaron

This Course


- IA32
 - The traditional x86
- x86-64
 - The new standard
- Book
 - Sections 3.1—3.12: IA32
 - Section 3.13: x86-64
- This class
 - Mostly IA32

With Slides from Bryant and O'Hallaron

Assembly Language Details

With Slides from Bryant and O'Hallaron

Assembly Programmer's View



Programmer-Visible State

- EIP: Program Counter
 - Address of next instruction
- Register File
 - Heavily used program data
- Condition Codes
 - Store status information about most recent arithmetic operation


Memory: Byte addressable array

- Code, user data, (some) OS data
- Includes stack

With Slides from Bryant and O'Hallaron

Turning C into Object Code

- Code in files `p1.c p2.c`
- Compile with command: `gcc -O p1.c p2.c -o p`
 - Use optimizations (-O), Put resulting binary in file (-o) p



With Slides from Bryant and O'Hallaron

C to Assembly

C Code

```
int sum(int x, int y)
{
    int t = x+y;
    return t;
}
```

Generated IA32 Assembly

```
sum:
    pushl   %ebp
    movl    %esp, %ebp
    movl    12(%ebp), %eax
    addl    8(%ebp), %eax
    popl    %ebp
    ret
```

Obtain with command

```
gcc -S -O code.c
```

Produces file code.s

Some compilers use instruction
"leave"

With Slides from Bryant and O'Hallaron

Assembly

Minimal Data Types

- "Integer" data of 1, 2, or 4 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Primitive Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

With Slides from Bryant and O'Hallaron

Object Code for sum

```

0x000000 <sum>:  Assembler
0x55          code.o:  file format elf32-i386
0x89
0xe5
0x8b
0x45
0x0c
0x03          00000000 <sum>:
0x45          0: 55          push  %ebp
0x08          1: 89 e5        mov   %esp,%ebp
0x5d          3: 8b 45 0c    mov   0xc(%ebp),%eax
0xc3          6: 03 45 08    add  0x8(%ebp),%eax
              9: 5d          pop  %ebp
              a: c3          ret

```

- Total of 11 bytes
- Each instruction is 2, or 3 bytes

With Slides from Bryant and O'Hallaron

Machine Instruction Example

```
int t = x+y;
```

```
addl 8(%ebp),%eax
```

Similar to
expression
`x += y`

```
6: 03 45 08
```

- C Code: Add two signed integers
- Assembly: Add 2 4-byte integers
 - Signed/unsigned? Same instruction
 - Operands:
 - x: Register %eax
 - y: Memory M[%ebp+8]
 - t: Register %eax
 - Return function value in %eax
- Object Code
 - 3-byte instruction
 - Stored at address 0x6

With Slides from Bryant and O'Hallaron


Disassemble

```
% objdump -d /soft/gcc-4.0.0/debian/bin/gcc
/soft/gcc-4.0.0/debian/bin/gcc:      file format elf32-i386
Disassembly of section .init:
08048e44 <_init>:
8048e57:      e8 88 04 00 00      call   80492e4 <call_gmon_start>
8048e5c:      e8 df 04 00 00      call   8049340 <frame_dummy>
8048e61:      e8 5a e5 00 00      call   80573c0
<__do_global_ctors_aux>
8048e66:      5b                  pop    %ebx
8048e67:      c9                  leave
8048e68:      c3                  ret
Disassembly of section .plt:
08048e6c <nl_langinfo@plt-0x10>:
8048e6c:      ff 35 e0 d5 05 08   pushl 0x805d5e0
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

With Slides from Bryant and O'Hallaron

Machine Model



With Slides from Bryant and O'Hallaron

Data Access

Register:

- Just name the register: Ex. `%eax`
- For the rest of this class, `Reg[R]` → the value in the register R

Memory:

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address

```
movl (%ecx), %eax
```

- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

```
movl 8(%ebp), %edx
```

With Slides from Bryant and O'Hallaron

Moving Data: IA32

- Moving Data
`movl Source, Dest:`
- Operand Types
 - **Immediate:** Constant integer data
 - Example: `$0x400`, `$-533`
 - Like C constant, but prefixed with `'$'`
 - Encoded with 1, 2, or 4 bytes
 - **Register:** One of 8 integer registers
 - Example: `%eax`, `%edx`
 - But `%esp` and `%ebp` reserved for special use
 - Others have special uses for particular instructions
 - **Memory:** 4 consecutive bytes of memory at address given by register
 - Simplest example: `(%eax)`
 - Various other "address modes"

<code>%eax</code>
<code>%ecx</code>
<code>%edx</code>
<code>%ebx</code>
<code>%esi</code>
<code>%edi</code>
<code>%esp</code>
<code>%ebp</code>

With Slides from Bryant and O'Hallaron

movl Operand Combinations

	Source	Destination	C Analog
movl	Imm	Reg	movl \$0x4,%eax temp = 0x4;
		Mem	movl \$-147,(%eax) *p = -147;
	Reg	Reg	movl %eax,%edx temp2 = temp1;
		Mem	movl %eax,(%edx) *p = temp;
	Mem	Reg	movl (%eax),%edx temp = *p;

Cannot do memory-memory transfers with single instruction

With Slides from Bryant and O'Hallaron

An Example

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    pushl %ebp
    movl %esp,%ebp
    pushl %ebx
    } Set Up

    movl 12(%ebp),%ecx
    movl 8(%ebp),%edx
    movl (%ecx),%eax
    movl (%edx),%ebx
    movl %eax,(%edx)
    movl %ebx,(%ecx)
    } Body

    movl -4(%ebp),%ebx
    movl %ebp,%esp
    popl %ebp
    ret
    } Finish
```


With Slides from Bryant and O'Hallaron

Understanding Swap

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Register	Variable
%ecx	yp
%edx	xp
%eax	t1
%ebx	t0

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax   # eax = *yp (t1)
movl (%edx),%ebx   # ebx = *xp (t0)
movl %eax,(%edx)   # *xp = eax
movl %ebx,(%ecx)   # *yp = ebx
```




With Slides from Bryant and O'Hallaron

Understanding Swap

%eax	
%edx	
%ecx	
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

```
movl 12(%ebp),%ecx # ecx = yp
movl 8(%ebp),%edx  # edx = xp
movl (%ecx),%eax   # eax = *yp (t1)
movl (%edx),%ebx   # ebx = *xp (t0)
movl %eax,(%edx)   # *xp = eax
movl %ebx,(%ecx)   # *yp = ebx
```



With Slides from Bryant and O'Hallaron

Understanding Swap

Address	
123	0x124
456	0x120
	0x11c
	0x118
	0x114
	0x110
	0x10c
	0x108
	0x104
	0x100

%eax	
%edx	
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Offset	
yp	12
xp	8
	4
%ebp	0
	-4

```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

With Slides from Bryant and O'Hallaron

Understanding Swap

Address	
123	0x124
456	0x120
	0x11c
	0x118
	0x114
	0x110
	0x10c
	0x108
	0x104
	0x100

%eax	
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Offset	
yp	12
xp	8
	4
%ebp	0
	-4

```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

With Slides from Bryant and O'Hallaron

Understanding Swap

		Address
		123 0x124
		456 0x120
		0x11c
		0x118
		0x114
		0x110
		0x10c
		0x108
		0x104
		0x100

		Offset
		yp 12
		xp 8
		4
		%ebp → 0
		-4

%eax	456
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104


```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

With Slides from Bryant and O'Hallaron

Understanding Swap

		Address
		123 0x124
		456 0x120
		0x11c
		0x118
		0x114
		0x110
		0x10c
		0x108
		0x104
		0x100

		Offset
		yp 12
		xp 8
		4
		%ebp → 0
		-4

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104


```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx

```

With Slides from Bryant and O'Hallaron

Understanding Swap

		Address
		456 0x124
		456 0x120
		0x11c
		0x118
		0x114
		0x110
		0x10c
		0x108
		0x104
		0x100

		Offset
		yp 12
		xp 8
		4
		%ebp → 0
		-4

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104


```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)  # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx
  
```

With Slides from Bryant and O'Hallaron

Understanding Swap

		Address
		456 0x124
		123 0x120
		0x11c
		0x118
		0x114
		0x110
		0x10c
		0x108
		0x104
		0x100

		Offset
		yp 12
		xp 8
		4
		%ebp → 0
		-4

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104


```

movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)  # *yp = ebx
  
```

With Slides from Bryant and O'Hallaron

More on Addressing Modes

Most General Form

$$D(Rb, Ri, S) \qquad \text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri] + D]$$

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8

Special Cases

$$(Rb, Ri) \qquad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]]$$

$$D(Rb, Ri) \qquad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D]$$

$$(Rb, Ri, S) \qquad \text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri]]$$

With Slides from Bryant and O'Hallaron

Address Computation Examples

%edx	0xf000
%ecx	0x100

Expression	Computation	Address
0x8(%edx)		
(%edx,%ecx)		
(%edx,%ecx,4)		
0x80(,%edx,2)		

Address Computation Instruction

- `leal Src, Dest`
 - `Src` is address mode expression
 - Set `Dest` to address denoted by expression
- Uses
 - Computing address without doing memory reference
 - E.g., translation of `p = &x[i];`
 - Computing arithmetic expressions of the form $x + k*y$
 - $k = 1, 2, 4, \text{ or } 8.$

With Slides from Bryant and O'Hallaron

Some Arithmetic Operations

■ Two Operand Instructions:

Format	Computation	
<code>addl Src, Dest</code>	<code>Dest = Dest + Src</code>	
<code>subl Src, Dest</code>	<code>Dest = Dest - Src</code>	
<code>imull Src, Dest</code>	<code>Dest = Dest * Src</code>	
<code>sall Src, Dest</code>	<code>Dest = Dest << Src</code>	Also called <code>shll</code>
<code>sarl Src, Dest</code>	<code>Dest = Dest >> Src</code>	Arithmetic
<code>shrl Src, Dest</code>	<code>Dest = Dest >> Src</code>	Logical
<code>xorl Src, Dest</code>	<code>Dest = Dest ^ Src</code>	
<code>andl Src, Dest</code>	<code>Dest = Dest & Src</code>	
<code>orl Src, Dest</code>	<code>Dest = Dest Src</code>	

■ Watch out for argument order!

■ No distinction between signed and unsigned int (why?)

With Slides from Bryant and O'Hallaron

Some Arithmetic Operations

- One Operand Instructions


```
incl    Dest        Dest = Dest + 1
decl    Dest        Dest = Dest - 1
negl    Dest        Dest = - Dest
notl    Dest        Dest = ~Dest
```

- See book for more instructions

With Slides from Bryant and O'Hallaron

Understanding arith

```
int arith
(int x, int y, int z)
{
    int t1 = x+y;
    int t2 = z+t1;
    int t3 = x+4;
    int t4 = y * 48;
    int t5 = t3 + t4;
    int rval = t2 * t5;
    return rval;
}
```



```
movl 8(%ebp),%eax    # eax = x
movl 12(%ebp),%edx   # edx = y
leal (%edx,%eax),%ecx # ecx = x+y (t1)
leal (%edx,%edx,2),%edx # edx = 3*y
sall $4,%edx        # edx = 48*y (t4)
addl 16(%ebp),%ecx  # ecx = z+t1 (t2)
leal 4(%edx,%eax),%eax # eax = 4+t4+x (t5)
imull %ecx,%eax     # eax = t5*t2 (rval)
```

With Slides from Bryant and O'Hallaron

Understanding arith

```
int arith
(int x, int y, int z)
{
  int t1 = x+y;
  int t2 = z+t1;
  int t3 = x+4;
  int t4 = y * 48;
  int t5 = t3 + t4;
  int rval = t2 * t5;
  return rval;
}
```

```
# eax = x
movl 8(%ebp), %eax
# edx = y
movl 12(%ebp), %edx
# ecx = x+y (t1)
leal (%edx,%eax), %ecx
# edx = 3*y
leal (%edx,%edx,2), %edx
# edx = 48*y (t4)
sall $4, %edx
# ecx = z+t1 (t2)
addl 16(%ebp), %ecx
# eax = 4+t4+x (t5)
```

- Instructions in different order from C code
- Some expressions require multiple instructions
- Some instructions cover multiple expressions
- Get exact same code when compile:
 - $(x+y+z) * (x+4+48*y)$

43

With Slides from Bryant and O'Hallaron

Another Example

```
int logical(int x, int y)
{
  int t1 = x^y;
  int t2 = t1 >> 17;
  int mask = (1<<13) - 7;
  int rval = t2 & mask;
  return rval;
}
```

logical:

```
pushl %ebp
movl %esp, %ebp } Set
                  Up

movl 12(%ebp), %eax
xorl 8(%ebp), %eax } Body
sarl $17, %eax
andl $8185, %eax

popl %ebp
ret } Finish
```

```
movl 12(%ebp), %eax # eax = y
xorl 8(%ebp), %eax # eax = x^y (t1)
sarl $17, %eax # eax = t1>>17 (t2)
andl $8185, %eax # eax = t2 & mask (rval)
```

With Slides from Bryant and O'Hallaron

Another Example

```
int logical(int x, int y)
{
    int t1 = x^y;
    int t2 = t1 >> 17;
    int mask = (1<<13) - 7;
    int rval = t2 & mask;
    return rval;
}
```

logical:

```
pushl %ebp          } Set
movl %esp,%ebp      } Up

movl 12(%ebp),%eax  }
xorl 8(%ebp),%eax   } Body
sarl $17,%eax
andl $8185,%eax

popl %ebp           }
ret                 } Finish
```

```
movl 12(%ebp),%eax # eax = y
xorl 8(%ebp),%eax  # eax = x^y      (t1)
sarl $17,%eax      # eax = t1>>17  (t2)
andl $8185,%eax    # eax = t2 & mask (rval)
```

With Slides from Bryant and O'Hallaron

Another Example

```
int logical(int x, int y)
{
    int t1 = x^y;
    int t2 = t1 >> 17;
    int mask = (1<<13) - 7;
    int rval = t2 & mask;
    return rval;
}
```

logical:

```
pushl %ebp          } Set
movl %esp,%ebp      } Up

movl 12(%ebp),%eax  }
xorl 8(%ebp),%eax   } Body
sarl $17,%eax
andl $8185,%eax

popl %ebp           }
ret                 } Finish
```

```
movl 12(%ebp),%eax # eax = y
xorl 8(%ebp),%eax  # eax = x^y      (t1)
sarl $17,%eax      # eax = t1>>17  (t2)
andl $8185,%eax    # eax = t2 & mask (rval)
```

With Slides from Bryant and O'Hallaron

Another Example

```
int logical(int x, int y)
{
    int t1 = x^y;
    int t2 = t1 >> 17;
    int mask = (1<<13) - 7;
    int rval = t2 & mask;
    return rval;
}
```

$2^{13} = 8192, 2^{13} - 7 = 8185$

logical:

```
pushl %ebp          } Set
movl %esp,%ebp      } Up

movl 12(%ebp),%eax  }
xorl 8(%ebp),%eax   } Body
sarl $17,%eax       }
andl $8185,%eax     }

popl %ebp           } Finish
ret
```

```
movl 12(%ebp),%eax # eax = y
xorl 8(%ebp),%eax  # eax = x^y      (t1)
sarl $17,%eax      # eax = t1>>17  (t2)
andl $8185,%eax    # eax = t2 & mask (rval)
```

With Slides from Bryant and O'Hallaron

X86-64 Assembly

Data Representations: IA32 + x86-64

- Sizes of C Objects (in Bytes)
- C Data Type

	Generic 32-bit	Intel IA32	x86-64
• unsigned	4	4	4
• int	4	4	4
• long int	4	4	8
• char	1	1	1
• short	2	2	2
• float	4	4	4
• double	8	8	8
• long double	8	10/12	16
• char *	4	4	8

*Or any other pointer

With Slides from Bryant and O'Hallaron

x86-64 Integer Registers

%rax	%eax	%r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	%r14	%r14d
%rbp	%ebp	%r15	%r15d

- Extend existing registers. Add 8 new ones.
- Make %ebp/%rbp general purpose

With Slides from Bryant and O'Hallaron

Instructions

- Long word l (4 Bytes) \leftrightarrow Quad word q (8 Bytes)
- New instructions:
 - `movl` \rightarrow `movq`
 - `addl` \rightarrow `addq`
 - `sall` \rightarrow `salq`
 - etc.
- 32-bit instructions that generate 32-bit results
 - Set higher order bits of destination register to 0
 - Example: `addl`

With Slides from Bryant and O'Hallaron

32-bit code for swap

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:

```
    pushl %ebp
    movl  %esp,%ebp
    pushl %ebx
                                     } Set Up

    movl  8(%ebp), %edx
    movl  12(%ebp), %ecx
    movl  (%edx), %ebx
    movl  (%ecx), %eax
    movl  %eax, (%edx)
    movl  %ebx, (%ecx)
                                     } Body

    popl  %ebx
    popl  %ebp
    ret
                                     } Finish
```

With Slides from Bryant and O'Hallaron

64-bit code for swap

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Swap:

```
movl (%rdi), %edx
movl (%rsi), %eax
movl %eax, (%rdi)
movl %edx, (%rsi)
```

} Set
Up

} Body

} Finish


```
ret
```

- Operands passed in registers (why useful?)
 - First (xp) in %rdi, second (yp) in %rsi
 - 64-bit pointers
- No stack operations required
- 32-bit data
 - Data held in registers %eax and %edx
 - movl operation

With Slides from Bryant and O'Hallaron

Summary

Machine Models




Data

- 1) char
- 2) int, float
- 3) double
- 4) struct, array
- 5) pointer

Control

- 1) loops
- 2) conditionals
- 3) switch
- 4) Proc. call
- 5) Proc. return

Assembly



- 1) byte
 - 2) 2-byte word
 - 3) 4-byte long word
 - 4) contiguous byte allocation
 - 5) address of initial byte
- 3) branch/jump
 - 4) call
 - 5) ret

With Slides from Bryant and O'Hallaron